### These slides + links to papers: <a href="https://hpcgarage.org/futuresparse23">hpcgarage.org/futuresparse23</a>



## Didem, I have bad news for you ...

#### THE FUTURE IS SPARSE

RICH VUDUC – NOVEMBER 17, 2023



Georgia Tech College of Computing
Center for Research into
Novel Computing Hierarchies



https://tenor.com/view/whomp-whomp-whomp-whompso-sad-smallest-violin-violin-gif-22252865

### These slides + links to papers: <a href="https://hpcgarage.org/futuresparse23">hpcgarage.org/futuresparse23</a>



## Didem, I have bad news for you ...

#### THE FUTURE IS SPARSE

RICH VUDUC – NOVEMBER 17, 2023



Georgia Tech College of Computing
Center for Research into
Novel Computing Hierarchies



https://tenor.com/view/whomp-whomp-whomp-whompso-sad-smallest-violin-violin-gif-22252865

### The future is not sparse



### The future is not sparse



## Four "generations" of computing

**Gregory Abowd (2016)**. "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

#### OUTLOOK

**TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

		Human-computer		Арр	lication	
Generation	Time frame	ratio	Canonical device	Initial	Follow-on	
1	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing	
2	Late 1960s	1–1	PC	Spreadsheet	Database management, document processing	
3	Late 1980s	1-many	Inch/foot/yard	Calendar and contact management, human— human communication	Location-based services, social media, app ecosystem, education	
4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics	

## Four "generations" of computing

**Gregory Abowd (2016)**. "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

#### OUTLOOK

### **TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

	gan Birling Arija Silon Birling Birling Ari	H. BOG STOP POR BOK CO. TO STOP POR BOX CONTRACTOR	Human-computer	Visspie State & Grand Red Andrew State of the State of th		lication
	Generation	Time frame	ratio	Canonical device	Initial	Follow-on
و الم	الإدرون والمناور والمناور والمناور والمناور	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing
ر نیمر ا	2	Late 1960s	1–1	PC	Spreadsheet	Database management, document processing
	3	Late 1980s	1-many	Inch/foot/yard	Calendar and contact management, human—human communication	Location-based services, social media, app ecosystem, education
	4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics

## Four "generations" of computing

**Gregory Abowd (2016)**. "Beyond Weiser: From ubiquitous computing to collective computing." DOI: <u>10.1109/MC.2016.22</u>

#### OUTLOOK

### **TABLE 1.** A framework for comparing computing generations, inspired by Mark Weiser.

		Human-computer		Арр	olication
Generation	Time frame	ratio	Canonical device	Initial	Follow-on
1	Mid-1930s	Many–1	Mainframe	Scientific calculation	Data processing
2	Late 1960s	1-1	PC	Spreadsheet	Database management, document processing
3	Late 1980s	1-many	Inch/foot/yard	Calendar and contact management, human— human communication	Location-based services, social media, app ecosystem, education
4	Mid-2000s	Many-many	Cloud/crowd/shroud	Personal navigation and entertainment	Health advisors, educational assistants, supply chain logistics

Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)
1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE D0E/SC/Oak Ridge National Laboratory United States	8,699,904	1,194.00	1,679.82	22,703
2	Aurora - HPE Cray EX - Intel Exascale Compute Blade, Xeon CPU Max 9470 52C 2.4GHz, Intel Data Center GPU Max, Slingshot-11, Intel DOE/SC/Argonne National Laboratory United States	4,742,808	585.34	1,059.33	24,687
3	Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR, Microsoft Microsoft Azure United States	1,123,200	561.20	846.84	
4	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21	29,899
5	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE EuroHPC/CSC Finland	2,752,704	379.70	531.51	7,107

Top500 Nov. '23

		Rank System		Cores	Rmax (PFlop/s)	Rpeak Power (PFlop/s) (kW)		Top500 Nov. '23
		1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE DOE/SC/Oak Ridge National Laboratory United States	8,699,904	1,194.00	1,679.82	22,703	140V. 23
Rank	Syste	em			Cores		max Flop/s)	Rpeak (PFlop/s)
3	NVID	Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR, Microsoft Microsoft Azure United States				200	561.20	846.84
		4	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21	29,899	
		5	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE EuroHPC/CSC Finland	2,752,704	379.70	531.51	7,107	

			Rank System Cores				Power (kW)	Top500 Nov. '23
		1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE DOE/SC/Oak Ridge National Laboratory United States	8,699,904	1,194.00	1,679.82	22,703	
Rank	Syste		THE SECOND SECON	81 3 1 3 1 3 1 3 1 1 2 2 2 2 2 2 2 2 2 2	Cores	(F	max PFlop/s)	Rpeak (PFlop/s)
3	Eagle NVID Micro	Eagle - Microsoft NDv5, Xeon Platinum 8480C 48C 2GHz, NVIDIA H100, NVIDIA Infiniband NDR, Microsoft Microsoft Azure United States				200	561.20	846.84
alectio Sianila	A cine di di ini	4	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21	29,899	
		5	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE EuroHPC/CSC Finland	2,752,704	379.70	531.51	7,107	


## Myth 12: All HPC Will Be Subsumed by the Clouds!

The rapidly advancing AI and new precision options has reignited the cloud discussion. The question whether clouds will subsume supercomputing has been ongoing for more than a decade, since the late 2000s Deelman et al. (2008), but remains inconclusive. Today's cloud offerings offer a wide spectrum for HPC customers, ranging from low-cost standard virtual machines to specialized top-gear HPC equipment in

## Al is emerging as "big science" in the tradition of nuclear and high energy physics

1T parameters ~ 100 EF days 100T parameters ~ 100K EF years

Model size	Training	Training data
(params)	tokens (round)	used (estimate)
Chinchilla/		The Name of Street, St
70B	1.4 Trillion	2.3TB
250B	5 Trillion	8.3TB
500B	10 Trillion	16.6TB
1T	20 Trillion	33.3TB
10T	200 Trillion	333TB
100T	2 Quadrillion	3.3PB
250T	5 Quadrillion	8.3PE
500T	10 Quadrillion	16.6PE



The scale of needed human and computational resources is beginning to reshape leadership in science

### Al is emerging high energy pl

1T parameters ~ 10 100T parameters ~ 10

20 Trillion	
200 Trillion	10T

500T 10 Quadrillion

The sc

### 1T parameters ~ 100 EF days 100T parameters ~ 100K EF years

Model size (params)	Training tokens (round)	Training data used (estimate)
Chinchilla/		
70B	1.4 Trillion	2.3TB
250B	5 Trillion	8.3TB
500B	10 Trillion	16.6TB
1T	20 Trillion	33.3TB
10T	200 Trillion	333TB
100T	2 Quadrillion	3.3PB
250T	5 Quadrillion	8.3PB
500T	10 Quadrillion	16.6PB

nuclear and



### Alisemergino highenergy (\*)

1T parameters ~ 10 100T parameters ~ 10

70B 1.4 Trillion
250B 5 Trillion
500B 10 Trillion
1T 20 Trillion
10T 200 Trillion
100T 2 Quadrillion
250T 5 Quadrillion
500T 10 Quadrillion

The sc

## ies de la sensité de la companie de

Model size (params)	Training tokens (round)	Training data used (estimate)
Chinchilla/		
70B	1.4 Trillion	2.3TB
250B	5 Trillion	8.3TB
500B	10 Trillion	16.6TB
1T	20 Trillion	33.3TB
10T	200 Trillion	333TB
100T	2 Quadrillion	3.3PB
250T	5 Quadrillion	8.3PB
500T	10 Quadrillion	16.6PB



### Alisemergino highenergy (\*)

1T parameters ~ 10 100T parameters ~ 10

	20 Trillion	
10T	200 Trillion	

500T 10 Quadrillion

## ies na sentencia de la manienta de la companiente de la companiente de la companiente de la companiente de la compa

Model size (params)	Training tokens (round)	Training data used (estimate)			
Chinchilla/					
70B	1.4 Trillion	2.3TB			
250B	5 Trillion	8.3TB			
500B	10 Trillion	16.6TB			
1T	20 Trillion	33.3TB			
10T	200 Trillion	333TB			
100T	2 Quadrillion	3.3PB			
		and a language of the state of the state of			
	10 Quadrillon	van der fille de film film film film film film film film			



Q: Can these models be sparse?

A: Yes, but ML sparse is "fake" sparse.




Fig. 4. Typical test error vs. sparsity showing Occam's hill (network: ResNet-50 on Top-1 ImageNet).

Hoefler et al. (2021). "Sparsity in Deep Learning: ... arXiv:2102.00554

Frantar et al. (2023). "Scaling laws for sparsely-connected foundation models. arXiv:2309.08520v1






Fig. 4. Typical test error vs. sparsity showing Occam's hill (network: ResNet-50 on Top-1 ImageNet).

Hoefler et al. (2021). "Sparsity in Deep Learning: ... arXiv:2102.00554

Frantar et al. (2023). "Scaling laws for sparsely-connected foundation models. arXiv:2309.08520v1








Conclusion so far:


Q: What system will be built for HPC?

A: One for dense (and fake sparse) foundation models.


Q: What is an optimal machine for that case?


















### Canonical structure of a large language model





Figure 1: The transformer block structure of Megatron



### Myriad ways to map an LLM to a machine...



(a) Data Parallelism

(b) Model Parallelism

(c) Layer Pipelining


Fig. 14. Neural Network Parallelism Schemes

Ben-Nun & Hoefler (2019). "Demystifying parallel and distributed deep learning: an in-depth concurrency analysis."

Optimization	Year	Related	Comp	Comp	Mem	Mem	Mem	Net	Net	range
		system	time	util	time	cap	$\mathbf{BW}$	time	$\mathbf{BW}$	
Data parallelism (DP) [61]	1989	network	_	1	_	111	_	1	1	1 batch
DP overlap [25]	2017	network	<b>↑</b>	<b>1</b>	_	_	_	111	_	true/false
Optimizer sharding [24]	2019	network	<b>1</b>	_	_	<b>1</b>	_	_	_	true/false
Recompute [5, 10]	2000	compute	11	_	_	<b>111</b>	_	_	_	full/attn/none
Fused layers [28]	2018	compute	_	<b>11</b>	<b>1</b>	<b>1</b>	<b>1</b>	_	_	true/false
Microbatch training [13]	2019	compute	_	<b>11</b>	_	111	_	_	_	$1\mathrm{batch/DP}$
Pipeline parallelism (PP) [7, 13]	2012	network	1	<b>1</b>	_	<b>1</b>	_	1	1	1blocks
PP 1F1B schedule [7, 32]	2012	network		_	_	<b>1</b>	_	_	_	true/false
PP interleaving [33]	2021	network	<b>1</b>	<b>11</b>	_	<b>↑</b>	_	<b>↑</b>	<b>11</b>	1blocks/PP
PP RS + AG [21]	2022	network	_	_	_	_	_	<b>1</b>	<b>1</b>	true/false
Tensor parallelism (TP) [7, 22, 49]	2012	network	<b>1</b>	<b>1</b>	_	<b>1</b>	<b>1</b>	111	111	1attn
TP RS + AG instead AR [33]	2021	network	_	_	1	<b>↑</b>	_	<b>1</b>	1	true/false
Sequence parallelism (SP) [21]	2022	network	<b>1</b>	_	<b>1</b>	<b>1</b>	<b>1</b>	<b>↑</b>	1	true/false
TP redo for SP [21]	2022	network	_	_	_	<b>1</b>	_	<b>↑</b>	1	true/false
TP overlap [58]	2022	network	<b>↑</b>	1	_	_	_	<b>1</b>	_	true/false
Weight offload [48]	2021	memory	_	_	1	111	1	<del>_</del>	_	true/false
Activation offload [48]	2021	memory	_	_	<b>↑</b>	111	1	_	_	true/false
Optimizer offload [48]	2021	memory	_	_	1	<b>1</b>	<b>↑</b>	_	_	true/false




### Calculon results compared to State-of-the-Art





### Calculon results compared to State-of-the-Art





#### Calculon results compared to State-of-the-Art Batch time **HBM** consumption 80 25 -70 Less time, higher flop 20 60 · utilization 50 $(38\% \rightarrow 75\%)$ თ 15 · GB Time, Size, 40 10 30 20 Less HBM – trade for more 5 -10 "slow" memory Calculor X di Algerto ad Calculor X di Algerto Baseline Calculor X along the second of calculor s Baseline calculors > SOTA SOTPat FW pass FW recompute

Activation gradients

Optimizer space



BW pass

Optim step

PP bubble

Mike Isaev (GT Ph.D.), Nic McDonald (NVIDIA), R. Vuduc (SC23)

Weight

Activation

Weight gradients

TP comm


PP comm

DP comm

Q: What is an optimal machine for foundation models?

A: One tuned for dense compute ("big" procs) and slow communication, i.e., a little HBM, a lot of slow capacity mem, fast on-node network, slow internode network.






Q: What is an optimal machine for foundation models?

A: One tuned for dense compute ("big" procs) and slow communication, i.e., a little HBM, a lot of slow capacity mem, fast on-node network, slow internode network.






Will this design meet your needs?

# So, now what?

DESPITE EVERYTHING I JUST SAID, THE FUTURE \*SHOULD\* BE SPARSE!



Recall:

$$\mathcal{O}(N^2) \longrightarrow \mathcal{O}(N)$$

Reduces energy: fewer flops, less storage

Recall:

$$\mathcal{O}(N^2) \longrightarrow \mathcal{O}(N)$$

% time communicating increases

#### Algorithms for 2D Poisson Equation with N unknowns

Algorithm	Serial	PRAM	Memory	#Procs	(Keyes '04)
° Dense LU	N <sup>3</sup>	N	N <sup>2</sup>	N <sup>2</sup>	
° Band LU	N <sup>2</sup>	N	N <sup>3/2</sup>	N	1947
° Jacobi	N <sup>2</sup>	N	N	N	1950
° Explicit Inv.	N <sup>2</sup>	log N	N <sup>2</sup>	N <sup>2</sup>	
° Conj.Grad.	N 3/2	N 1/2 *log N	N	N	1971
° RB SOR	N 3/2	N 1/2	N	N	
° Sparse LU	N 3/2	N 1/2	N*log N	N	~ 1970s
° FFT	N*log N	log N	N	N	
° Multigrid	N	log <sup>2</sup> N	N	N	1984
° Lower bound	N	log N	N		

PRAM is an idealized parallel model with zero cost communication




#### Algorithms for 2D Poisson Equation with N unknowns

Algorithm	Serial	PRAM	Memory	#Procs	(Keyes '04)
° Dense LU	N3	N	N <sup>2</sup>	N <sup>2</sup>	
° Band LU	N <sup>2</sup>	N	N3/2	N	1947
° Jacobi	N <sup>2</sup>	N	N	N	1950
° Explicit Inv.	N <sup>2</sup>	log N	N <sup>2</sup>	N <sup>2</sup>	
° Conj.Grad.	N 3/2	N 1/2 *log N	N	N	1971
° RB SOR	N 3/2	N 1/2	N	N	
° Sparse LU	N 3/2	N 1/2	N*log N	N	~ 1970s
EFT	N*log N	log N	And the second s		
° Multigrid	N	log <sup>2</sup> N	N	N	1984
° Lower bound	N	log N	N		

PRAM is an idealized parallel model with zero cost communication

# Suggestion: Consider sparse LU (+ APSP) as a hardware design target (dense-ish & sparse-ish)




#### An algorithm

#### A communication-avoiding sparse direct solver

Thesis: Significant, and even asymptotic, improvements in the strong scaling of sparse direct solvers for linear systems and all-pairs shortest paths are possible by trading more storage for less communication.



Piyush Sao @piyush314 / ORNL




Xiaoye (Sherry) Li




Ramki Kannan ORNL

"A communication-avoiding 3D algorithm for sparse LU factorization on heterogeneous systems." JPDC'19 + a bunch of follow-on papers

#### hpcgarage.org/futuresparse23









$$Ax = b$$

$$\operatorname{nnz}(A) = \mathcal{O}(N)$$



## PA = LU





L = unit lower triangular

U = upper triangular

P = permutation (pivoting)








Ly = Pb Ux = y

(forward)
(backward)

## Aside: All-pairs shortest paths


## ~ LU but in the tropical semiring


```
FLOYDWARSHALL(W)
     for 1 \leq i, j \leq n
             c_{i,j} \leftarrow w_{i,j}
3 \quad \text{for } 1 \leq r \leq n
             for 1 \leq i, j \leq n
                     c_{i,i} \leftarrow c_{i,i} \oplus [c_{i,r} \odot c_{r,i}]
     return C \equiv [c_{i,j}]
```



Same machinery applies! Reorderings, supernodes, elimination trees, data structures, distribution, GPUs, ... Gordon Bell Finalist (SC20 & SC22)


## Sparse LU has rich computational structure






Same machinery applies! Reorderings, supernodes, elimination trees, data structures, distribution, GPUs, ... Gordon Bell Finalist (SC20 & SC22)


## Parallel dependencies = "elimination tree"







Same machinery applies! Reorderings, supernodes, elimination trees, data structures, distribution, GPUs, ... Gordon Bell Finalist (SC20 & SC22)

## E-tree is really a (fine-grained) task DAG




## E-tree is really a (fine-grained) task DAG






### Tasks have a complex mix of intensities (flop:byte)




## "2D" algorithm (strong scaling)



#### # MPI procs


Arranged in a 2-D logical grid




#### Example:



(Best configuration shown)



MPI processes (2D process grid; 4 cores / process)



## Sao: CA for sparse LU (2019–2022)


(communication avoidance)


All known "3D-LU" algorithms† are for dense LU. They reduce communication volume but increase latency.


For sparse LU, we can **reduce** both the latency and bandwidth for "planar" problems **asymptotically**, and achieve constant-factor reductions for "non-planar" ones.

There are other memory-for-communication techniques,‡ including multifrontal methods. We claim better memory and process scalability. See our papers!

- † Ashcraft (1991); Irony & Toledo (2002); Solomonik & Demmel (2011)
- ‡ Hulbert & Zmijewski (1991); Gupta et al. (1997)







(For experts) How? Partition elimination tree among 2-D slides of a 3-D process grid


## Piyush: Extend to sparse LU

#### Example:




rarage.org/futuresparse23


(Best configuration shown)



MPI processes (2D process grid; 4 cores / process)



46



#### Example:


$$P_x \times P_y \times P_z = 1,536$$

$$= 192 = 8$$

(Best configuration shown for the 2D part)

#### Teraflop/s

(32x procs → 2x speedup)




2D to 3D:

→ 23x speedup

 $(24 \times 32)$ 

Teraflop/s

 $(32x procs \rightarrow 2x speedup)$ 



#### 64x procs

→ 55x speedup


#### Teraflop/s

(32x procs → 2x speedup)

## Summary

Assume that industry will not build you an efficient machine for your *truly* sparse computations.


Maybe we should band together around a common set of such computations that can drive hardware design projects. I have suggested sparse LU (sparse APSP) as one whose characteristics—semi-irregular parallelism, dynamic structure, variable intensity—makes it one "model problem" for co-design, but there can, and should, be many others, including yours!



# Bonus / Outtakes / BTS


# Why deep learning may be intrinsically "dense"

## Multiple regression




Linear regression example: Thompson et al., "The computational limits of deep learning" (July 2020). arXiv: 2007.05558v1


#### More samples → More accuracy, reasonable time




#### Accuracy plateaus and costs rise




#### With enough data, more accuracy but a high cost




#### Better accuracy with fewer samples, but still expensive






**Chunxing Yin** (GT Ph.D.), **D. Zheng** (Amazon), I. Nisrat, C. Faloutsos, G. Karypis, R. Vuduc. "Nimble GNN embedding with **tensor-train decomposition**." In *KDD'22*. doi:10.1145/3534678.3539423





Chunxing Yin (GT Ph.D.), D. Zheng, et al.


Training Time (s/epoch)





Chunxing Yin (GT Ph.D.), D. Zheng, et al.

Training Time (s/epoch)






Chunxing Yin (GT Ph.D.), D. Zheng, et al. Training Time (s/epoch)

# Communication avoidance 101


# Communication-avoiding idea



# Communication-avoiding idea idea corg/futuresparse23





# Communication-avoiding idea idea idea



# Communication-avoiding idea idea idea


For matrix multiplication,  $C += A \cdot B$ , on P processors





# 2D process grid


# Communication-avoiding idea idea



$$\sqrt{P} imes \sqrt{P}$$
 process grid


# Communication-avoiding idea idea corporation idea

For matrix multiplication,  $C += A \cdot B$ , on P processors




Attained by Cannon's algorithm (1969), for instance

# Communication-avoiding idea idea construction idea



# Communication-avoiding idea idea idea

For matrix multiplication,  $C += A \cdot B$ , on P processors




# 3D process grid

$$P = P_x \cdot P_y \cdot P_z$$

# Communication-avoiding idea idea corporation idea

For matrix multiplication,  $C += A \cdot B$ , on P processors




$$P^{\frac{1}{3}} imes P^{\frac{1}{3}} imes P^{\frac{1}{3}}$$
 process grid

$$\Theta\left(rac{N^2}{P^{rac{2}{3}}}
ight)$$
 elems per proc (replicate)

### dea: Use a 3-D process grid and replicate

Dekel et al. (1981); Agarwal et al. (1995); + more

# Communication-avoiding idea idea



$$P^{\frac{1}{3}} imes P^{\frac{1}{3}} imes P^{\frac{1}{3}}$$
 process grid

$$\Theta\left(rac{N^2}{P^{rac{2}{3}}}
ight)$$
 elems per proc (replicate)

$$\mathsf{Memory}^{(3\mathsf{D})} = \mathsf{Memory}^{(2\mathsf{D})} imes P^{rac{1}{3}}$$
 $\mathsf{CommTime}^{(3\mathsf{D})} pprox rac{\mathsf{CommTime}^{(2\mathsf{D})}}{P^{rac{1}{3}}}$ 

# Piyush: CA for sparse LU

All known "3D-LU" algorithms† are for dense LU. They reduce communication volume but increase latency.

For sparse LU, we can **reduce** both the latency and bandwidth for "planar" problems **asymptotically**, and achieve constant-factor reductions for "non-planar" ones.

There are other memory-for-communication techniques,<sup>‡</sup> including **multifrontal methods**. We claim better memory and process scalability. See our papers!

- † Ashcraft (1991); Irony & Toledo (2002); Solomonik & Demmel (2011)
- ‡ Hulbert & Zmijewski (1991); Gupta et al. (1997)

# An "iron law"


# An Iron Law of Parallel and Distributed Computation

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

### As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

"Horizontal" communication occurs between nodes across the network.



Two costs: T<sub>network</sub> + T<sub>memory</sub>


#### An Iron Law of Parallel and **Distributed Computation**

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

"Horizontal" communication occurs between nodes across the network.




#### An Iron Law of Parallel and **Distributed Computation**

A modern cluster or supercomputer is, to first order, a collection of processing nodes. Each node has a processor ("xPU") and a two-level memory hierarchy. Nodes are connected by a network.

As a program executes on this system, it incurs two types of communication cost.

"Vertical" communication occurs in the memory system between, say, RAM and cache.

"Horizontal" communication occurs between nodes across the network.



Compute time

Compute time

P-fold speedup, ideally

 $egin{array}{cccc} ext{Compute} & ext{Memory} \ ext{time} & ext{time} & ext{} \ W(n) & W(n) & P \cdot f(Z) & ext{} \ \end{array}$ 

P-fold speedup, ideally

Compute Memory time time W(n)W(n) $P \cdot f(Z)$ P-fold speedup, log Z ideally

Compute time

Memory time

Network time

$$\frac{W(n)}{h(n)} \cdot \frac{g(P)}{P}$$

P

 $P \cdot f(Z)$ 

P-fold speedup, ideally

e.g.,  $\log Z$ 

Compute time

Memory time

Network time

W(n)

W(n)

W(n) g(P)

 $P \cdot f(Z)$ 

h(n)

P-fold speedup, ideally



Asymptotic reduction

Compute Memory Network time time time P-fold speedup, Tradeoff Asymptotic ideally reduction

# DPUs in modern clusters


The basic building block of a distributedmemory cluster or supercomputer is a node.

Each node includes a host, which is a processor (xPU) + memory hierarchy.


The host can communicate with other hosts via its NIC (network interface controller).


A network connects the nodes. The nodes may be arranged in some topology, which determines the network's carrying capacity and cost.

In a **smartNIC**, the NIC becomes "**host-like**" via the addition of processing (ypu) and memory.





#### One host xPU (16 cores)






#### One host xPU (16 cores)






657 GF/s


#### One host xPU (16 cores)







657 GF/s 76.8 GB/s

One host xPU (16 core Bost






BF-2 yPUs (no host)




657 GF/s 76.8 GB/s

One host xPU (16 core Bost




Mem \$ xPU

BF-2 yPUs (no host)



657 GF/s
76.8 GB/s


80 GF/s 25.6 GB/s



KARAMATI ET AL., IPDPS'22

(aggregate)

#### One host xPU (16 cores)




~ 8.5 F:B

#### 8 x BF-2 yPUs (no host)



~ 3.1 F:B

#### One host xPU (16 cores)



Time = "1"
using all cores

#### 8 x BF-2 yPUs (no host)



## Speedup ~ 1.7x


Real measurement on MiniMD!

# What else could one build?

## Power allocation for an "optimal" matrix multiply machine?




## Power allocation for an "optimal" matrix multiply machine





## Power allocation for an "optimal" matrix multiply machine



ORNL Summit (13-14 MW):

67.0% GPU compute


14.9% CPU compute

4.8% memory5.3% network + disk8% node overhead





## Power allocation for an "optimal" 3D FFT machine?

## Power allocation for an "optimal" 3D FFT machine




#### 3D FFT vs. "Stencil" machines







### Relative time (slowdown)




Relative time (slowdown)



Relative time (slowdown)





## AGILE

ADVANCED GRAPHIC
INTELLIGENCE LOGICAL
COMPUTING ENVIRONMENT



of the applications. AGILE system designs must emphasize optimization of the fully integrated system rather than independent optimization of individual functionalities (e.g., memory, computation, or communication), and must not be constrained by existing component interfaces and protocols, legacy architectures, or current practices.

A fundamental rethinking of computer architectures that can revitalize performance growth trends in computing capabilities is long overdue. Currently, there is a renewed interest in developing specialized hardware components. However, this approach will not resolve the fundamental data movement challenges that restrict the historical performance growth trends. The AGILE program will seed a new generation

The AGILE BAA was released in November 2021 and the program is slated to run for three years.

# TESTING AND EVALUATION PARTNERS

- Lawrence Berkeley National Laboratory
- Sandia National Laboratory
- Pacific Northwest National Laboratory

#### **KEYWORDS**

- Computer Architecture
- Data analytics
- Co-Design
- Data movement
- Modeling and simulation